Benjamin Carrion Schaefer

Assistant Professor - Electrical Engineering

+1(972) 883-4531
ECN4.510
UTD profile
Lab
ORCID

PhD - Electrical Engineering
The University of Birmingham, UK - 2003

Method and Apparatus for Design Space Exploration - Other

Method and Apparatus for Incremental Design Space Exploration - Other

From High-Level Synthesis Lite to High-Level Synthesis Full: Unlocking HLS tool Limitations 2025 - Journal Article

Efficient and Secure Cloud-based Split Logic Synthesis 2025 - Conference Paper

HAMMER: Hardware-aware Runtime Program Execution Acceleration through runtime reconfigurable CGRAs 2025 - Conference Paper

Breaking Behavioral IPs Design Space Lock 2025 - Conference Paper

Making Legacy Hardware Robust against Side Channel Attacks via High-Level Synthesis 2025 - Conference Paper

Improving the Quality of the High-Level Synthesis Estimation Results through Multi-Level Predictive Models 2025 - Conference Paper